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Enhancement-mode GaAs metal-oxide-semiconductor high-electron-
mobility transistors with atomic layer deposited Al2O3 as gate dielectric
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Enhancement-mode GaAs metal-oxide-semiconductor high-electron-mobility transistors
MOS-HEMTs with ex situ atomic-layer-deposited Al2O3 as gate dielectrics are studied. Maximum
drain currents of 211 and 263 mA /mm are obtained for 1 m gate-length Al2O3 MOS-HEMTs with
3 and 6 nm thick gate oxide, respectively. C-V characteristic shows negligible hysteresis and
frequency dispersion. The gate leakage current density of the MOS-HEMTs is 3–5 orders of
magnitude lower than the conventional HEMTs under similar bias conditions. The drain current
on-off ratio of MOS-HEMTs is 3103 with a subthreshold swing of 90 mV/decade. A maximum
cutoff frequency fT of 27.3 GHz and maximum oscillation frequency fmax of 39.9 GHz and an
effective channel mobility of 4250 cm2 /V s are measured for the 1 m gate-length Al2O3
MOS-HEMT with 6 nm gate oxide. Hooge’s constant measured by low frequency noise spectral
density characterization is 3.710−5 for the same device. © 2007 American Institute of Physics.
DOI: 10.1063/1.2814052
Unlike normally on depletion-mode D-mode transis-
tors, normally off enhancement-mode E-mode devices ex-
hibit low static power consumption and constitute the back-
bone of today’s Si digital circuitry. Normally off, E-mode
GaAs metal-semiconductor field-effect transistors MES-
FETs and GaAs high-electron-mobility transistors HEMTs
have been demonstrated by various research groups.1–4 How-
ever, in GaAs MESFETs and HEMTs, the Schottky-contact
gate formation suffers from high leakage current, which lim-
its the input dynamic range, increases the noise figure, and
prevents the large scale integration of these transistors. In
order to restrain the gate leakage current, insulating layers
were introduced between metal gates and compound semi-
conductors through different techniques such as in situ mo-
lecular beam expitaxy MBE Ga2O3Gd2O3 Refs. 5–7 or
ex situ atomic-layer-deposited ALD high-k dielectrics.8–13
In this letter, we report E-mode GaAs metal-oxide-
semiconductor MOS HEMTs using ex situ ALD Al2O3 as
gate dielectric. The high electron-mobility channel is still at
AlGaAs / InGaAs heterojunction like HEMT, though high-k
dielectric is introduced to significantly reduce the gate leak-
age current. Al2O3 has a high bandgap 9 eV, a high
breakdown electric field 5–30 MV /cm,14 high thermal sta-
bility up to at least 850 °C, and a good interface quality on
GaAs.15 The disadvantage of Al2O3 is its relatively low k
value 8.6–10, compared to HfO2 20–26.
16
Figure 1a shows the cross section of the ALD high-k
GaAs MOS-HEMT structure. Using MBE, a 5 nm undoped
Al0.20Ga0.80As, 12 nm undoped In0.20Ga0.80As and 23 nm un-
doped Al0.20Ga0.80As 41012 cm2 Si -doping layer located
3 nm above InGaAs, 1.5 nm n-doped 11018 cm−3 AlAs
etch stop layer, and 60 nm n-doped 51018 cm−3 GaAs top
layer have been sequentially grown on a GaAs buffer layer
and 4 in. semi-insulating GaAs substrate. Device isolation is
achieved by oxygen implantation. Gate recess is performed
by wet etching using succinic acid and hydrogen peroxide
solution at PH value equal to 4.2. The AlAs etch stop layer
could be easily removed by hydrochloric acid solution
HCl:H2O=1:1. After recess, the wafers are treated by
ammonia-based surface treatment15 and are subsequently
transferred to an ASM F-120 ALD reactor for Al2O3 growth
followed by a 600 °C postdeposition annealing. The drain
and source Ohmic contacts are formed by electron-beam
evaporation of Au /Ge /Au /Ni /Au metal layers and lift-off
process. The metallization annealing is done in rapid thermal
annealing at 400 °C, nitrogen ambient for 30 s. Gate oxide
etch-back process is performed using diluted buffered oxide
etch followed by the formation of electron-beam evaporated
high work-function Pt /Au metal gate electrodes.7 The pur-
pose of the gate oxide etch back is to remove the impurities
at the surface of ALD dielectrics such as residual arsenic
oxide As2O5 Ref. 17 and contaminants from photoresist
which could otherwise degrade the metal-oxide interface.
The source-gate and drain-gate spacings are 3 and 6 m,
respectively. E-mode HEMTs with gate oxide completely
etched away are also fabricated for comparison.
We first focus on a GaAs MOS-HEMT with 3 nm Al2O3
as gate dielectric. Figure 1b shows well-behaved dc Ids-Vds
characteristic with a gate bias from 0 to 3.5 V in steps of
+0.5 V. The measured MOS-HEMT has a gate length Lg of
aAuthor to whom correspondence should be addressed. Electronic mail:
yep@purdue.edu
FIG. 1. a A cross section of an E-mode Al2O3 /GaAs MOS-HEMT and b
I-V characteristic of a 1 m gate-length GaAs MOS-HEMT with a 3 nm
ALD Al2O3 as a gate dielectric.
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1.0 m and gate width Lw of 100 m. A maximum drain
current of 211 mA /mm is obtained at a gate bias of 3.5 V
and a drain bias of 3 V. Figure 2a illustrates the drain cur-
rent as a function of the gate bias in both forward and reverse
sweep directions in the saturation region. The Ids vs Vgs
shows negligible hysteresis. The extrinsic peak transconduc-
tance Gm is 90 mS /mm. The intrinsic peak Gm is
116 mS /mm by considering the access sheet resistance of
1.5  mm at the source side and the contact resistance of
1.0  mm measured from transmission line method. Thresh-
old voltage VT of 0.21 V is extracted from the drain current
versus gate voltage data by linear extrapolation technique at
the peak transconductance gate bias and 0.3 V drain bias.
Figure 2b shows 10 KHz and 1 MHz bidirectional C-V
measurements on the same device of Figs. 1b and 2a.
Four traces are completely overlapped with near zero hyster-
esis and frequency dispersion. The accumulation capacitance
value is reasonably consistent with the theoretical value for
3 nm Al2O3 and 23 nm AlGaAs. These excellent C-V char-
acteristics and negligible hysteresis in I-V characteristics
demonstrate that the high quality of Al2O3 /AlGaAs interface
is achieved. More studies are needed to understand what and
how the potential traps at Al2O3 /AlGaAs interface could af-
fect I-V and C-V characteristics on MOS-HEMT structures.
For MOS-HEMTs with 6-nm-thick Al2O3 gate dielec-
tric, the shift in VT compared to the device with 3 nm gate
dielectric is about 0.02 V quasi-E mode7 while the maxi-
mum drain current, extrinsic peak Gm, and intrinsic peak Gm
are improved to 263, 165, and 275 mS /mm, respectively.
As shown in Fig. 3a, the good MOS interface quality is
further verified by comparing the subthreshold characteristic
of MOS-HEMTs of two oxide thicknesses and a similarly
designed HEMT. The subthreshold swing of all three devices
is 90 mV/decade. The introduced Al2O3 /AlGaAs interface
does not degrade the device on-off performance. From the m
factor, defined as 60 mV/decade 1+Cit /Cox, the interface
trap density Dit is estimated to be 11012 /cm2 eV. Here,
Cox is the serial capacitance of Al2O3 and AlGaAs layers and
Cit is the existing interface trap capacitance. The gate leak-
age characteristic of the same three devices is also presented
in Fig. 3b. By inserting a 3–6 nm thin oxide layer, gate
leakage current is significantly reduced by 3–5 orders of
magnitude depending on different gate bias conditions. The
ultrathin dielectric can also prevent the downgrading of sub-
threshold swing on HEMT due to higher gate leakage, as
shown in Fig. 3a. The Ion / Ioff ratio is 3103 at Vgs=3 V
on, Vgs=0 V off, and Vds=3 V. The channel effective mo-
bility of the MOS-HEMTs is deduced from I-V of the tran-
sistors with Lg=20 m and the accumulation capacitance
measured in Fig. 2b. Peak effective mobility values of
3050 cm2 /V s 3 nm oxide and 4250 cm2 /V s 6 nm oxide
are obtained in Fig. 3c. These effective mobility values are
among the highest reported for GaAs devices.7,11 The high
effective mobility is beneficial from high low-field electron
mobility of InGaAs and modulation-doping heterostructures,
while the maximum drain current is limited by saturation
velocity when the gate length approaches 5–10 m and
Vds=3 V. There is no significant degradation of effective
mobility from Hall mobility due to the low Dit at the
Al2O3 /AlGaAs interface and well-controlled device fabrica-
tion process.11 The 6 nm oxide MOS-HEMT exhibits higher
transconductance and channel mobility due to its lower
threshold voltage.
The S-parameters of both device and probe pads are
measured under different bias conditions up to 40 GHz and
de-embedding is done according to the three step de-
embedding technique introduced by Vandamme et al.18 The
maximum cutoff frequency fT and maximum oscillation
frequency fmax of the MOS-HEMTs are determined by
varying the gate bias condition. Under 3 V drain bias and
0.7 V gate bias, maximum fT and fmax for the 3 nm Al2O3
MOS-HEMT are 10.9 and 13.8 GHz, respectively. For the
6 nm Al2O3 MOS-HEMT under the same biasing conditions,
fT and fmax are improved to 27.3 and 39.9 GHz, respectively.
Note that the higher fT and fmax of the 6 nm Al2O3
MOSHEMT reflect the larger transconductance value of the
device.
Low frequency noise measurement is an additional ap-
proach to study MOS interface properties. To further evalu-
ate the interface quality of the present GaAs MOS-HEMTs,
the low frequency noise 1 / f spectral density of the drain in
the linear operating regime is measured and the value of
Hooge’s constant H is extracted. The H value for 3 nm
Al2O3 MOS-HEMT is about 3.710
−5, which is slightly
higher than 6.010−6 measured from HEMTs and much su-
perior to the value of 1.010−3 obtained from HfO2 /Si
MOSFETs.19 Note that the commercial GaAs MESFETs
have H values of 5.6–7.610
−5 Ref. 20.
In summary, we have demonstrated E-mode GaAs MOS-
HEMTs with ex situ ALD Al2O3 as gate dielectric. The
E-mode operation is realized by implementation of gate re-
cess and high work-function gate metal to shift the VT,
7 be-
ing different from the traditional inversion-type E-mode de-
vices. The high-mobility electrons are constrained in
semiconductor heterojunctions or quantum wells instead of
oxide-semiconductor interfaces. Due to the need of thick Al-
GaAs layer to confine electrons, the devices are hard to scale
down to 100 nm for ultimate CMOS applications. However,
these devices may find a wide range of applications in the
FIG. 2. a Drain current vs gate bias in both forward filled circles and
reverse empty circles sweep directions. The solid line is extrinsic trans-
conductance vs gate bias at Vds=3 V. b Bidirectional 10 KHz and 1 MHz
gate capacitance vs gate voltage with both source and drain grounded.
FIG. 3. a Subthreshold characteristics of three devices with 3 nm Al2O3,
6 nm Al2O3 and without oxide at Vds=0.3 V. b Gate leakage characteris-
tics of the same three devices with both source and drain grounded. c
Effective mobility vs effective field measured from 20 m gate-length de-
vices at Vds=0.3 V.
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traditional compound semiconductor fields such as wireless
electronics or optoelectronics. Similar device performance is
also demonstrated by using ALD HfO2 or HfO2 /Al2O3 nano-
laminates as gate dielectrics.
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